In this paper, comparative analytic models of static and dynamic characteristics of CMOS digital circuits in strong, weak and mixed inversion regime have been described. Term mixed inversion is defined for the first time. The paper shows that there is an analogy in behavior and functional dependencies of parameters in all three CMOS regimes. Comparative characteristics of power consumption and speed in static regimes are given. Dependency of threshold voltage and logic delay time on temperature has been analyzed. Dynamic model with constant current is proposed. It is shown that digital circuits with dynamic threshold voltage of MOS transistor (DT-CMOS) have better logic delay characteristics. The analysis is based on simplified current-voltage MOS transistor models in strong and weak inversion regimes, as well as PSPICE software using 180 nm technology parameters.
Introduction
During the last two decades, researchers and manufacturers have focused on the circuits with very low power consumption [1, 2] . At first, development has been carried out in two directions: technological and logical [3, 4] . The former was towards lowering standard CMOS digital logic transistor dimensions in the scaling process [5, 6] and decreasing power supply voltage, hence reducing power consumption. The latter was oriented towards alternative topologies of digital logic, such as: differential and pass logic [7] , complementary pass logic, push-pull pass logic [8] and multi-level CMOS digital logic [9] . A special group consists of dynamic CMOS circuits [10, 11] and various topologies of CMOS adiabatic logic [12, 13] .
In the last ten years, focus was on sub-threshold CMOS logic [14 -17] . Power supply voltage dd V has been lower than the MOS transistor threshold voltage t V ( dd t V V  ). Transistor operating currents, in weak inversion regime, are several orders of magnitude lower than in strong inversion regime. Therefore, operating speed of sub-threshold logic is lower for the same order of magnitude. However, electronic systems such as wireless sensor nodes and medical devices operate at relatively low frequencies completely covered by sub-threshold logic. Since the power supply voltages are only several hundreds of millivolts, electrical energy consumption is very low (about picowatt). Thanks to that fact, sub-threshold logic is nowadays unrivalated in digital systems with autonomous power supply [18, 19] .
Until a decade ago, weak inversion regime was primarily used in MOS and CMOS analog circuits. Today, both MOS transistor regimes, weak and strong inversion, are equally exploited in digital circuits as well. There are slight differences regarding consumption and speed, which determines digital logic fields of application in these two regimes.
Although the analytic models of MOS transistor current-voltage characteristics in weak and strong inversion regimes are very different, there is a complete analogy between operation and parameters of CMOS digital logic in them [20] , and that will be shown in this paper. Regarding to that fact, CMOS digital system design techniques using transistors in weak and strong inversion regimes are pretty much the same. It significantly reduced time of sub-threshold logic appliance in commercial digital devices.
As previously known, there are three MOS transistor operating regimes [21] : weak, moderate and strong inversion. Usually, CMOS logic is divided in two regimes: sub-threshold (weak inversion) and over-threshold (strong inversion). However, this paper also indicates the third, mixed operating regime of CMOS digital logic. In the area of power supply voltage 2
represents nMOS or pMOS transistor threshold voltage, CMOS inverter transistors operate in both weak and strong regimes in the transition area. For that reason, it is proposed that this operating regime is called mixed inversion. It will be shown that static parameters of the mixed regime are equal to the ones in sub-threshold regime, and dynamic parameters are equal to those in strong inversion regime.
Three Regimes of MOS Transistor
There are three regimes of MOS transistor static characteristics [21] . Mathematical model for all three regimes is given by: 
This equation is very complex and impractical for non-machine analysis. On the other hand, moderate inversion is usually disregarded and in literature treated as a peak of weak, or mostly as a bottom of strong inversion [22] . 
where: 
where:
represents drain current at the boundary of weak and strong inversion regime. Parameters given in (1) and (4) 
Three Regimes of CMOS Logic
As previously mentioned, threshold voltage is gate-source voltage boundary between strong and weak inversion of MOS transistor. Therefore, it is wrongly considered that CMOS logic can operate in just two regimes -weak and strong inversion. As it will be shown on the CMOS inverter example (Fig. 1) , there is a third regime called mixed regime. Supply voltage areas of the CMOS logic operating regimes are shown in Table 1 . For the weak inversion is: 3 | | . 
As a strong inversion in logic circuit should be considered operating regime in which there is a part of transfer characteristic where both nMOS and pMOS transistors are conductive ( gsn
regime. This will apply if gsp
 , from where the requirement for strong inversion of CMOS logic is as follows:
In the range 2
there is no area of transfer characteristic where both nMOS and pMOS transistors operate in strong inversion regime ( V V V   nMOS transistor is conductive, which corresponds to CMOS strong inversion regime. In other words, when condition (7) is fulfilled, either nMOS ( gsn
conductive, which corresponds to CMOS strong inversion regime. In the transition area, where logic state changes, both transistors are in sub-threshold regime which applies to weak inversion regime. Therefore, mixed inversion term is proposed.
Static Models in CMOS Weak and Strong Inversion Regimes
From the analogy of MOS transistor characteristics in weak and strong inversion regimes, corresponding analogy of analysis and logic circuit characteristics is carried out in various CMOS regimes. It has to be added that appropriate topologies are the same for all regimes. It is assumed that the reader is familiar with logic circuit characteristics in CMOS strong inversion regime. Consequently, analytic models of basic parameters in CMOS weak inversion regime and their comparison to strong inversion regime are given here.
Static transfer characteristics
Figure 2 presents voltage and current (dashed line) transfer characteristics of inverter in weak inversion regime, using PSPICE analysis. It is evident that the characteristics shape is completely the same as in CMOS strong inversion regime. Functional dependencies in transition area are different, of course. For example, current from power source dd I in strong inversion regime is quadratic, while ddsub I in weak inversion regime is exponential function of input voltage.
dd I has been defined with (2) , and ddsub I with (3) in saturated area, or: 
for strong inversion, and from (3):
for weak inversion regime. If the inverter is symetric, i.e. for:
then threshold voltage in both regimes is equal to the half of the supply voltage ( / 2
). Transfer characteristics in both regimes, besides from supply voltage, are dependent on CMOS transistors geometry ratio (Fig. 3) . Maximal short circuit current is obtained at i T V V  , so that according to (2) in saturated area and (3):
in strong inversion regime, and based on (8) and (10) 
Power consumption
Analytic expressions for static power consumption:
as well as for dynamic consumption of electrical energy:
are equal for both weak and strong inversion.
In (14), dss I represents the current of inverse polarized p-n junction drainsource, and
tunelling current through gate which has its significance at CMOS nanometer technologies [24] . In (15) L C is load capacitance, and f is operating frequency.
Besides S P and d P in CMOS circuits, there is a dissipation which is a consequence of conductance of transistors, or both transistor networks in transition area. In (11) is shown that for linear excitation, in strong inversion regime:
where r t and f t are input voltage rise and fall times, respectively, and ddM I is defined with (12) . Fig. 4 shows the inverter PSPICE output voltage and power supply current response, to linear excitation in weak inversion regime. In time interval 1 0 t t   , short circuit dissipation is defined by:
Taking into account that i
where ddMsub I is defined by (13 
Dynamic Model
Dynamic models are the same in both regimes, taking into account that values of capacitances and currents are different, because of a power supply difference. Simplified logic delay models are usually reduced to RC and models with current generator and capacitor [14, 25, 27 -29] . Equivalent resistances or currents of current generator in CMOS strong inversion regime are dependent on saturated or non-saturated area of the characteristic. In weak inversion regime, model of current generator with constant current has been used as a function of drain-source voltage (saturated region) [14] . As it will be shown in this paper, at lower values of power supply it is not justified to ignore the influence of non-saturated switching regime.
Here, unique model, for both weak and strong inversion regime is described, with current generator whose drain current is constant through entire 
(a) (b)
Fig. 5 -CMOS inverter with interelectrode capacitance (a) and its dynamic model (b).

Analytic Model of CMOS Logic in Various Regimes
Drain parasitic capacitance towards substrate ds C include p-n junction capacitance, drain-substrate jS C (F/µm 2 ) and peripheral capacitance source/drain jp C (F/µm). Total parasitic capacitance ds C (F) of transistor is:
where diff L is surface drain diffusion length.
Since the charge carriers travel time between drain and source is much shorter than the charge and discharge time of capacitor, dynamic model can be represented using equivalent circuit shown in Fig. 5b . This implies instantenous on and off switching of n S and p S , and establishing of dn I and dp I currents, dn I and dp I currents of current generator depends on the fact whether transistor is in saturated or non-saturated area, and has been defined with (2) in strong inversion regime, or (3) in sub-threshold regime. Operating point trajectory, based on step input voltage is shown in Fig. 6 (dashed line) for strong inversion and Fig. 7 for weak inversion regime. Output voltage rise and fall time consists of two time intervals. During the first interval, on state transistor is in saturated region, while in second interval is in nonsaturated region, which refers to both operating regimes. For example, changing the input voltage from 0 to dd V , switch n S (Fig. 5b) is on, and p S is off.
Transistor M n operates in saturated area, and from condition
Using the condition
, it can be stated that: Calculation of fall and rise times can be simplified using a model with constant current across the entire switching regime. It can be accomplished by multiplying drain current in saturated region with a constant lower than 1. For example, discharge current of o C would be ( Fig. 6a) :
so that is:
From the conditions ( ) 0 o f V t  and (26), it follows:
n A constant has been determined by equating (27) with the sum of (23) and (24), following that:
The same way, using constant current   2 Dp p dp p p dd tp i
pMOS transistor (Fig. 5b) 
Procedure for determination of inverter output voltage rise and fall times in weak inversion regime is completely the same, considering that dn I and dp I currents are defined with (3). In this regime, boundary between saturated and non-saturated area is defined with After i V changes from 0 to dd V , capacitor o C discharges with dnsub I current of conductive NMOS transistor. In saturated region, it holds:
where t t n V V  .
From the condition
In non-saturated region:
Differentiating (33) by time and after arranging the expression, we get the first order differential equation:
Considering that 3 1, e  the solution of the equation (34) , the same way as in strong inversion regime, we will use the fact that it is the time for which o V reach 10% of its value at the boundary between saturated and non-saturated region, i.e.
( ) 0.1(3 ).
o fsub t V t   Based on that and (35), it holds:
Then, output voltage total fall time is: 1 2 e .
Using simple analogy, output voltage rise time is determined by:
where
In literature, influence of non-saturated area on logic delay in weak inversion regime is ignored as a rule. Equations (37) (Fig. 7) . In weak inversion regime, it holds that fall and rise times are, respectively:
n B and p B are defined by equaling (39) with (37), or (40) with (38). It can be concluded that rise and fall times are three to five orders of magnitude lower in strong inversion, comparing to weak inversion regime.
NAND and NOR Circuits Optimal Geometry
Optimal geometry is symmetric structure of inverter, which implies that threshold voltages | |
equal. From the second condition follows that for equal lengths of the channel, transistor geometry is optimal when pMOS transistor channel width is / n p   (around 2.5) times wider than NMOS. NAND and NOR circuits consist of dual networks (serial and parallel), containing the same number of transistors as the number of inputs. It is usual that optimal geometry is then defined according to criteria of maximum noise immunity [11] . Then, noise immunities for low and high input level are equal, and therefore we can discuss about optimal structure. However, rise and fall times, as well as output resistance in static states are different. According to these characteristics, circuit structure is asymmetric.
Static and dynamic analysis of NAND and NOR circuits can be simplified using equivalent inverter (Fig. 8) [11] . On the other side, influence of interelectrode capacitance can be modeled with one output capacitor whose capacitance is approximately m times larger than capacitance of one pair CMOS transistors (Fig. 9) 
.
Equations (42) and (43) refer to both strong and weak inversion operating regimes. 
Temperature Characteristics
Logic threshold voltage temperature coefficient in all regimes can be lower, greater or equal to zero. It depends on transistor geometry ratio. When CMOS inverter transistors are symmetrical, threshold voltage in both strong and weak inversion regime does not depend on temperature. Logic delay temperature changes in weak inversion regime are much higher (Fig. 9 ) then in strong inversion regime. In temperature range from 40°C to 100°C, logic delay relative change in strong inversion regime is plus/minus few tenths of percent. In weak inversion regime, this range is from several hundreds of percent in plus, comparing to few tenths of percent in minus. 
DT-CMOS Logic
Equations (37) and (38) shows that delay times in weak inversion regime exponentially decreases with decrease of threshold voltage t V . However, decrease of t V results with increase of static consumption because sub-threshold current increases as well. CMOS logic with dynamic MOS transistor threshold (DT-CMOS) can be a good compromise [17] . Transistor bases of DT-CMOS inverter are connected to gate, instead of a source (Fig. 10) .
Threshold voltage of MOS transistor is defined by Given that in on state, threshold voltage and sub-threshold current of DT-CMOS transistor is equal to those in CMOS transistor, and d I current is higher, we have that DT-CMOS inverter logic delay is lower than in CMOS one, at equal static consumption. Fig. 11 shows logic delays of DT-CMOS and CMOS inverter as a function of supply voltage dd V and load capacitance L C as parameters. For the same value of dd V and L C , DT-CMOS logic delay is several times lower comparing to CMOS inverter.
Beside increased speed, DT-CMOS inverter has improved temperature characteristics. Fig. 12a shows relative changes of threshold voltage, while 
Conclusion
There are three CMOS operating regimes, depending on power supply dd t V V  Logic circuits standard topologies are completely the same in all three regimes, with complete analogies of behavior and basic parameters determination.
From drain current square dependence on input voltage in strong inversion regime, follows that threshold voltage depends on square root ratio of transistors geometry. In weak inversion regime, that dependence is logarithmic, because drain current is exponential function of input voltage.
Electrical energy consumption in weak inversion regime is several orders of magnitude lower than in strong inversion regime. Conversely, logic delay is for 4 to 6 orders of magnitude higher. Power consumption and delay in mixed regime are between weak and strong inversion.
Logic threshold voltage temperature coefficient in all regimes can be higher, lower or equal to zero, which depends on transistor geometry. Symetric inverter threshold voltage does not depend on temperature. Delay temperature characteristics in weak inversion regime are very poor, and they can be improved by applying CMOS logic with dynamic threshold (DCMOS). DT-CMOS logic is possible only in weak inversion regime.
